

Three-Phase Soft-Switching Inverter With Minimum Components

Mohammad Reza Amini, *Student Member, IEEE*, and Hosein Farzanehfard, *Member, IEEE*

Abstract—In this paper, a novel three-phase soft-switching inverter is presented. The inverter-switch turn on and turn off are performed under zero-voltage switching condition. This inverter has only one auxiliary switch, which is also soft switched. Having one auxiliary switch simplifies the control circuit considerably. The proposed inverter is analyzed, and its operating modes are explained in details. The design considerations of the proposed inverter are presented. The experimental results of the prototype inverter confirm the theoretical analysis.

Index Terms—Quasi-resonant dc link (QRDCL), soft-switching inverter, zero-voltage switching (ZVS).

I. INTRODUCTION

INVERTERS have many applications in power-electronic devices, such as motor drives, active-power filters, and uninterruptible power supplies. In order to reduce the size of output filter and eliminate audio noise, switching frequency must be increased. In hard-switching inverters, higher switching frequency leads to increased switching losses, which consequently increase the size of snubber circuits and heatsinks. In addition, electromagnetic interference increases, and efficiency is decreased [1]. To overcome these problems, applying soft-switching techniques is essential [2]–[9].

Quasi-resonant dc-link (QRDCL) inverters are one type of soft-switching inverters that can be controlled by pulsewidth modulation (PWM) method [10]–[22]. In these inverters, the input power supply is separated from the inverter dc link by a switch, called dc-link switch. Also, a resonant capacitor is placed in parallel with the inverter dc link. When a change in the state of inverter switches is necessary, the dc-link switch is turned off, and the resonant capacitor discharges by an auxiliary circuit, and thus, the state of inverter switches can be changed under zero-voltage switching (ZVS) condition. The auxiliary circuit usually requires two switches or more in order to charge and discharge the dc-link capacitor. Since all QRDCL inverters require a switch in their main power path, they are suitable for medium- and low-power applications.

One of the main QRDCL inverter research goals is to achieve soft-switching condition with minimum number of auxiliary-circuit elements. The auxiliary circuits in [10] and [11] have three auxiliary switches, and the auxiliary circuits in [12]–[18] have two switches. Reducing the auxiliary-circuit switches

simplifies the control circuit and decreases the inverter cost. Therefore, it is essential to offer QRDCL inverters with one switch in the auxiliary circuit [19], [20]. In [19], the number of switches in the auxiliary circuit is reduced at the cost of employing extra circuit elements, including three diodes, a pair of coupled inductors, and a resonant capacitor. The auxiliary circuit presented in [20] has reduced the number of extra elements at the expense of adding a capacitive voltage divider at the inverter input. In addition, the control over the zero-voltage interval of this inverter dc link is lost. The control of the dc-link zero-voltage interval is used in some switching methods such as space vector modulation (SVM).

In this paper, a QRDCL inverter without any switch in its auxiliary circuit is presented. All semiconductor components are soft switched. The dc-link switch is turned on under zero-current switching (ZCS) condition and turned off under almost ZVS condition. Also, the auxiliary diode in this circuit turns on under ZVS condition and turns off under ZCS condition. The proposed inverter has the least number of extra elements in comparison with previous QRDCL inverters. The proposed inverter was originally introduced in [21], but in power factors below 0.87, soft-switching conditions are lost. In this paper, the weaknesses are eliminated by modifying the operating modes. Furthermore, the practical results, along with more comprehensive analysis, are included.

The proposed inverter is introduced, and its modified operating modes are discussed in Section II. Design considerations of the proposed inverter are provided in Section III, and the experimental results of a prototype inverter are presented in Section IV. The presented experimental results confirm the theoretical analysis.

II. PROPOSED INVERTER DESCRIPTION AND OPERATION

A. Operating Modes

The circuit configuration of the proposed QRDCL inverter is shown in Fig. 1. The main inverter is composed of S_1 to S_6 . The dc-link switch is S_a , and the dc-link resonant capacitor is C_r . The auxiliary circuit consists of diode D and coupled inductors L_{r1} and L_{r2} . Because the inductors L_{r1} and L_{r2} are much smaller than the load inductance, the inverter with a three-phase load can be replaced by the current source I_o , as shown in Fig. 2. I_o abruptly alters when the state of the inverter switches changes. In order to simplify the description of the inverter operating intervals, all circuit elements are assumed ideal.

The proposed inverter has seven distinct operating modes in a switching cycle. The main theoretical waveforms of the inverter

Manuscript received April 20, 2010; revised June 20, 2010; accepted July 26, 2010. Date of publication August 5, 2010; date of current version May 13, 2011.

The authors are with the Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan 84156-83111, Iran (e-mail: mrezaaminy@ec.iut.ac.ir; hosein@ec.iut.ac.ir).

Digital Object Identifier 10.1109/TIE.2010.2064280




Fig. 1. Power circuit configuration of the proposed QRDCL inverter.




Fig. 2. Equivalent circuit of the proposed inverter.

in the distinguished modes are shown in Fig. 3. The equivalent circuit of each operating mode is shown in Fig. 4. Before the first operating interval, it is supposed that S_{inv} is on, and the output current I_o freewheels through D_o .

Mode 1 ($t_0 \leq t \leq t_1$): At t_0 , S_a is turned on. Due to the existence of L_{r1} , the turning on of S_a is under ZCS condition, and the L_{r1} current increases linearly. The inductor current is

$$I_{Lr1}(t) = \frac{V_s}{L_{r1}}(t - t_0). \quad (1)$$

The inductor current increases until it reaches I_i . I_i is defined as the minimum required current of L_{r1} that guarantees discharging C_r in Mode 4. The design procedure of I_i is illustrated in Section III. The duration of this mode is

$$\Delta t_1 = t_1 - t_0 = \frac{L_{r1}I_i}{V_s}. \quad (2)$$

Mode 2 ($t_1 \leq t \leq t_2$): At t_1 , the state of the inverter main switches is changed. Due to the zero voltage of C_r , these changes are under ZVS conditions. In other words, in the equivalent circuit, S_{inv} is turned off. Thus, C_r resonates with L_{r1} , and its voltage increases. The C_r voltage and L_{r1} current are

$$V_{Cr}(t) = Z_r(I_i - I_o) \sin(\omega_r(t - t_1)) + V_s(1 - \cos(\omega_r(t - t_1))) \quad (3)$$

$$I_{Lr1}(t) = (I_i - I_o) \cos(\omega_r(t - t_1)) + \frac{V_s}{Z_r} \sin(\omega_r(t - t_1)) + I_o \quad (4)$$

where

$$\omega_r = \frac{1}{\sqrt{L_{r1}C_r}} \quad (5)$$

$$Z_r = \sqrt{\frac{L_{r1}}{C_r}}. \quad (6)$$




Fig. 3. Main theoretical waveforms of the proposed inverter.

This mode continues until V_{Cr} reaches V_s . Therefore, the duration of this mode is

$$\Delta t_2 = t_2 - t_1 = \frac{1}{\omega_r} \tan^{-1} \left(\frac{V_s}{Z_r(I_i - I_o)} \right). \quad (7)$$

Mode 3 ($t_2 \leq t \leq t_3$): At t_2 , the C_r voltage reaches V_s , and diode D turns on at ZVS condition. Thus, a fraction of the flux linkage of L_{r1} moves to L_{r2} . At the beginning of this mode, the L_{r1} current is

$$I_{Lr1}(t_2) = I_1 = \sqrt{\left(\frac{V_s}{Z_r}\right)^2 + (I_i - I_o)^2} + I_o. \quad (8)$$

The aforementioned relation is obtained by substituting t in (4) with Δt_2 from (7).




Fig. 4. Equivalent circuit of each operating mode.

The ampere-turns of the coupled inductors must be constant, thus

$$N_1 I_1 = N_1 I_{Lr1} + N_2 I_{Lr2} \tag{9}$$

where I_{Lr1} and I_{Lr2} are the currents of L_{r1} and L_{r2} , and N_1 and N_2 are inductor-winding turns of L_{r1} and L_{r2} , respectively. The Kirchoff's current law equation at the output node is

$$I_{Lr1} = I_{Lr2} + I_o. \tag{10}$$

By substituting (10) into (9), the following are obtained:

$$I_{Lr1} = \frac{I_1 + n I_o}{n + 1} \tag{11}$$

$$I_{Lr2} = \frac{I_1 - I_o}{n + 1} \tag{12}$$

where $n = N_2/N_1$. In this mode, energy flows from the input power supply to the load. This mode continues, while the states of the inverter main switches need to change.

Mode 4 ($t_3 \leq t \leq t_4$): If the inverter main switches require changing, the dc-link voltage must be reduced to zero. Thus, in this mode, switch S_a is turned off, and the L_{r1} energy is transferred to L_{r2} . C_r resonates with L_{r2} , and its voltage decreases. At t_3 , the C_r voltage is V_s ; therefore, S_a is turned

off under ZVS condition. In practice, the leakage inductance of the coupled inductors degrades the soft switching to almost ZVS condition at turn off. The C_r voltage and L_{r1} current in this mode are

$$V_{Cr}(t) = V_s - Z_r I_1 \sin\left(\frac{\omega_r}{n}(t - t_3)\right) \tag{13}$$

$$I_{Lr2}(t) = \frac{I_1}{n} \cos\left(\frac{\omega_r}{n}(t - t_3)\right). \tag{14}$$

This mode continues until the C_r voltage reaches zero. The duration of this mode is

$$\Delta t_4 = t_4 - t_3 = \frac{n}{\omega_r} \sin^{-1}\left(\frac{V_s}{Z_r I_1}\right). \tag{15}$$

Mode 5 ($t_4 \leq t \leq t_5$): In this mode, D_o turns on under ZVS condition, and the L_{r2} current flows to the input source. Its current decreases linearly from I_2 to zero. The L_{r2} current in this mode is

$$I_{Lr2}(t) = I_2 - \frac{V_s}{L_{r2}}(t - t_4) \tag{16}$$

where

$$I_2 = I_{Lr2}(t_4) = \frac{1}{n} \sqrt{I_1^2 - \left(\frac{V_s}{Z_r}\right)^2}. \quad (17)$$

In this mode, S_{inv} can be turned on under ZCS condition, and the S_a voltage reaches its maximum value as

$$V_{S_{a,max}} = V_s \left(1 + \frac{1}{n}\right). \quad (18)$$

The duration of this mode is

$$\Delta t_5 = t_5 - t_4 = \frac{L_{r2} I_2}{V_s}. \quad (19)$$

Mode 6 ($t_5 \leq t \leq t_6$): At t_5 , the L_{r2} current reaches zero, and D_1 and D_o turn off at ZCS condition. Notice that in some switching methods, such as SVM, this mode can be used as zero vector.

B. Comparison

In this section the proposed inverter and the inverter of [21] are compared. These two inverter configurations are similar. They use minimum components to achieve soft-switching conditions for the inverter main switches. The difference is only in their operating modes. The inverter of [21] does not short circuit the dc link by turning on two switches of one inverter leg. However, the proposed inverter in this paper performs this task in order to overcharge the coupled inductors. Thus, enough energy for discharging the dc-link capacitor at all conditions is stored in the coupled inductors.

In motor-drive applications, the inverter should be able to return some of the energy from the load to the supply at regeneration mode. In addition, at power factors lower than 0.87, I_o (as shown in Fig. 2) is sometimes negative in a period of output waveform. In these cases, the inverter of [21] loses soft-switching condition.

In this paper, the aforementioned drawback is overcome, and soft switching is achieved at any condition. In Mode 4, I_1 must be large enough to discharge C_r . I_1 is defined in (8). According to this equation, even when I_o is negative, I_i can be increased to any desired value by increasing I_1 . Increasing I_i is achieved by keeping the dc-link switch and two switches of one inverter leg at ON state. This change in operating modes should be considered in the control circuit. The control circuit is explained in the next section.

III. DESIGN CONSIDERATIONS

A. Inverter Elements

Designing the proposed inverter involves the selection of L_{r1} , C_r , n , I_i , switch S_a , and diode D . L_{r1} provides ZCS condition for auxiliary switch at the turn-on instant. This inductor can be designed like a regular turn-on snubber [22]. C_r provides ZVS condition at switch turn-off instant for the main switches and the auxiliary switch. Therefore, its value can be selected like a regular turn-off snubber [22].

It can be observed from (12) and (18) that as n increases, the auxiliary-switch voltage stress (in the fourth mode) and the freewheeling current (in the third mode) decrease. However, this results in higher voltage stress of diode D . In practice, n is selected to be between two and three. Thus, the voltage stress of D is

$$V_{D,max} = V_s(1 + n). \quad (20)$$

For high input voltages, a high-voltage diode is required. This is not a limitation since high-voltage fast-recovery diodes, such as BYV26G, are available.

I_i must be large enough to guarantee discharging C_r in Mode 4. According to (13), to guarantee discharging C_r to zero, the following relation must be held:

$$Z_r I_1 \geq V_s. \quad (21)$$

By substituting I_1 from (8) to (21), the following relation is obtained:

$$I_i \geq I_o + \sqrt{I_o^2 - 2I_o \frac{V_s}{Z_r}}. \quad (22)$$

It is required to design for the worst condition and convert relation (22) to an equation. The right side of (22) is maximum when I_o is maximized. Thus, the following is obtained:

$$I_i = I_{om} + \sqrt{I_{om}^2 - 2I_{om} \frac{V_s}{Z_r}} \quad (23)$$

where I_{om} is the maximum of I_o .

B. Switch Gate Pulses

The control of the main inverter switches is the same as with conventional PWM inverters. PWM pulses can be extracted by comparing a sawtooth waveform with three 120°-shifted sine waves. When a change in the state of one inverter-leg switches is required, S_a must be turned off prior to applying gate pulses to the inverter-leg switches. Thus, the state of the main inverter switches must be changed after a delay. This delay, as shown in Fig. 5 is named as PWM delay and is the required time for C_r to be discharged. This time can be obtained from (15).

The required change in the state of each PWM generator can be detected with one monostable. The output pulses of these monostables go through a logical AND. The resulting pulse is used to turn off S_a and must be greater than the PWM delay to guarantee changing the inverter main switches at ZVS condition.

When S_a is turned on again, S_{inv} must turn on simultaneously to increase the L_{r1} current to I_i , as obtained from (23). Therefore, the S_{inv} on time can be calculated from (2). The S_{inv} gate pulse can be created by another monostable. Turning S_{inv} on means that the inverter dc link is short circuited. This condition can be achieved by turning on only the switches of one inverter leg, such as $S5$ and $S6$.




Fig. 5. Gate-pulse generation circuit.

IV. EXPERIMENTAL RESULTS

A prototype of the proposed soft-switching inverter is implemented at 20-kHz switching frequency. The input voltage (V_s) is 100 V, and the output load power is 250 W with 0.8 power factor. The output frequency is 400 Hz. According to the design procedure, the auxiliary-circuit parameters are calculated as $C_r = 10$ nF, $L_{r1} = 17$ μ H, and $n = 2$. L_{r1} and L_{r2} are very small and are realized by winding five and ten turns, respectively, on EI2820 ferrite core using a small air gap. All switches are IRF640, and the diode is MUR460.

The experimental results are shown in Figs. 5–8. The S_a voltage and current are shown in Fig. 6. As seen in this figure, S_a is turned on at ZCS condition and is turned off at ZVS condition. Also, the diode D turn on and turn off are at ZVS and ZCS conditions, respectively, as shown in Fig. 7.

In Mode 6, the parasitic oscillations on the voltage waveforms across S_a and diode D are due to resonance between the switch drain–source capacitor and the coupled inductors. At the end of Mode 5, the drain–source capacitor voltage of S_a is $V_s(1 + (1/n))$. This voltage at the beginning of Mode 6 must be reduced abruptly to V_s . Therefore, the S_a drain–source capacitor resonates with L_{r1} . In this resonance, the voltage of L_{r2} (which is coupled with L_{r1}) is changed in a resonant




Fig. 6. Top: S_a voltage (50 V/div) and bottom: S_a current (2.5 A/div). (Time: 2.5 μ s/div).




Fig. 7. Top: Diode D voltage (100 V/div) and bottom: diode D current (1 A/div). (Time: 1 μ s/div).




Fig. 8. Top: S_1 voltage (40 V/div) and bottom: S_1 current (1 A/div). (Time: 5 μ s/div).

fashion, and, similarly, the voltage of diode D increases from zero to V_s .

The small parasitic oscillations on S_a and diode D currents are due to the resonance between C_r and the small leakage inductance of the coupled inductors. At the beginning of Mode 3, when the C_r voltage reaches V_s , diode D is forward




Fig. 9. Output three-phase current (10 A/div). (Time: 500 μ s/div).




Fig. 10. Efficiency comparison of the proposed converter versus hard-switching counterpart.

biased, and its current must increase abruptly if there were no inductance in its path. However, due to the existence of small leakage inductance of the coupled inductors, this current cannot change abruptly and increases in a resonant fashion.

Fig. 8 shows one of the inverter main switches voltage and current which are turned on and turned off under ZVS condition. The three-phase output currents are shown in Fig. 9. The converter efficiency versus output power is shown in Fig. 10. As can be observed, the efficiency of soft-switching converter has improved by 3%, in comparison with the hard-switching counterpart, at full load.

V. CONCLUSION

In this paper, a new soft-switching three-phase inverter with one dc-link switch has been presented. All switches and diodes in this inverter are soft switched, although it has a lower number of extra elements than the previous soft-switching inverters. In addition, all semiconductor elements are soft switched. A prototype of this inverter has been implemented. The presented experimental results confirm the theoretical analysis.

REFERENCES

- [1] M. D. Bellar, T. S. Wu, A. Tchamdjou, J. Mahdavi, and M. Ehsani, "A review of soft-switched dc-ac converters," *IEEE Trans. Ind. Appl.*, vol. 34, no. 4, pp. 847–860, Jul./Aug. 1998.
- [2] Z. Y. Pan and F. L. Luo, "Novel resonant pole inverter for brushless dc motor drive system," *IEEE Trans. Power Electron.*, vol. 20, no. 1, pp. 173–181, Jan. 2005.

- [3] M. R. Amini and H. Farzanehfard, "Novel family of PWM soft-single-switched dc-dc converters with coupled inductors," *IEEE Trans. Ind. Electron.*, vol. 56, no. 6, pp. 2108–2114, Jun. 2009.
- [4] C. M. Wang, C. H. Su, M. C. Jiang, and Y. C. Lin, "A ZVS-PWM single-phase inverter using a simple ZVS-PWM commutation cell," *IEEE Trans. Ind. Electron.*, vol. 55, no. 2, pp. 758–766, Feb. 2008.
- [5] E. H. Kim and B. H. Kwon, "Zero-voltage- and zero-current-switching full-bridge converter with secondary resonance," *IEEE Trans. Ind. Electron.*, vol. 57, no. 3, pp. 1017–1025, Mar. 2010.
- [6] S. H. Park, G. R. Cha, Y. C. Jung, and C. Y. Won, "Design and application for PV generation system using a soft-switching boost converter with SARC," *IEEE Trans. Ind. Electron.*, vol. 57, no. 2, pp. 515–522, Feb. 2010.
- [7] E. Adib and H. Farzanehfard, "Family of zero-current transition PWM converters," *IEEE Trans. Ind. Electron.*, vol. 55, no. 8, pp. 3055–3063, Aug. 2008.
- [8] M. Mahdavi and H. Farzanehfard, "Zero-current-transition bridgeless PFC without extra voltage and current stress," *IEEE Trans. Ind. Electron.*, vol. 56, no. 7, pp. 2540–2547, Jul. 2009.
- [9] T. Mishima and M. Nakaoka, "A novel high-frequency transformer-linked soft-switching half-bridge dc-dc converter with constant-frequency asymmetrical PWM scheme," *IEEE Trans. Ind. Electron.*, vol. 56, no. 8, pp. 2961–2969, Aug. 2009.
- [10] J. He and N. Mohan, "Parallel resonant dc-link circuit—A novel zero switching loss topology with minimum voltage stresses," *IEEE Trans. Power Electron.*, vol. 6, no. 4, pp. 687–694, Oct. 1991.
- [11] S. Behera, S. P. Das, and S. R. Doradla, "Quasi-resonant soft-switching inverter for low and high power factor loads," *Proc. Inst. Elect. Eng.—Elect. Power Appl.*, vol. 151, no. 4, pp. 451–459, Jul. 2004.
- [12] J. Yoshitsugu, K. Inoue, E. Hiraki, and M. Nakaoka, "Resonant DC link snubber-assisted soft switching inverter type AC servo driver with low common mode current characteristics," in *Proc. IEEE Conf. Power Electron. Drive Syst.*, 2001, pp. 494–499.
- [13] J. G. Cho, H. S. Kim, and G. H. Cho, "Novel soft switching PWM converter using a new parallel resonant DC-link," in *Proc. IEEE Conf. Power Electron. Spec. Conf.*, 1991, pp. 241–247.
- [14] Z. Y. Pan and F. L. Luo, "Novel soft-switching inverter for brushless dc motor variable speed drive system," *IEEE Trans. Power Electron.*, vol. 19, no. 2, pp. 280–288, Mar. 2004.
- [15] M. Kurokawa, Y. Konishi, and M. Nakaoka, "Auxiliary resonant DC-link snubber assisted voltage-source soft switching inverter with space zero voltage vector generation method," *Proc. Inst. Elect. Eng.—Elect. Power Appl.*, vol. 149, no. 5, pp. 337–342, Sep. 2002.
- [16] Q. Li, J. Wu, and H. Jiang, "Design of parallel resonant DC-link soft-switching inverter based on DSP," in *Proc. World Congr. Intell. Control Autom.*, Jun. 2004, pp. 5595–5599.
- [17] Z. Y. Pan and F. L. Luo, "Transformer based resonant dc-link inverter for brushless dc motor drive system," *IEEE Trans. Power Electron.*, vol. 20, no. 4, pp. 939–947, Jul. 2005.
- [18] H. Hucheng, D. Jingyi, C. Xiaosheng, and L. Weiguo, "Three-phase soft-switching PWM inverter for brushless DC motor," in *Proc. IEEE Ind. Electron. Appl.*, May 2009, pp. 3362–3365.
- [19] Y. T. Chen, "A new quasi-parallel resonant dc link for soft-switching PWM inverters," *IEEE Trans. Power Electron.*, vol. 13, no. 3, pp. 427–435, May 1998.
- [20] S. Mandrek and P. J. Chrzan, "Quasi-resonant dc-link inverter with a reduced number of active elements," *IEEE Trans. Ind. Electron.*, vol. 54, no. 4, pp. 2088–2094, Aug. 2007.
- [21] M. R. Amini and H. Farzanehfard, "Novel quasi-parallel resonant DC-link inverter with one auxiliary switch," in *Proc. IEEE Int. Conf. Power Energy*, Dec. 2008, pp. 614–618.
- [22] N. Mohan, T. M. Undeland, and W. P. Robbins, *Power Electronics*, 3rd ed. New York: Wiley, 2003.



Mohammad Reza Amini (S'08) was born in Isfahan, Iran, in 1984. He received the B.S. and M.S. degrees in electrical engineering from the Isfahan University of Technology, Isfahan, Iran, in 2006 and 2009, respectively, where he is currently working toward the Ph.D. degree in electrical engineering. His research interest is soft-switching techniques in dc-dc and dc-ac converters.



Hosein Farzanehfard (M'08) was born in Isfahan, Iran, in 1961. He received the B.S. and M.S. degrees in electrical engineering from the University of Missouri, Columbia, in 1983 and 1985, respectively, and the Ph.D. degree from Virginia Polytechnic Institute and State University (Virginia Tech), Blacksburg, in 1992.

Since 1993, he has been a Faculty Member with the Department of Electrical and Computer Engineering, Isfahan University of Technology, Isfahan, where he is currently an Associate Professor and President of Information and Communication Technology Institute. His research interests include high-frequency soft-switching converters, pulse-power applications, power-factor correction, active-power filters, and high-frequency electronic ballasts. He is the author of more than 90 technical papers published in journals and conference proceedings.